Palenius EFFICIENT TIME - DOMAIN SIMULATION OF INTERCONNECTS CHARACTERIZED BY LARGE RLC CIRCUITS OR TABULATED S PARAMETERS
نویسنده
چکیده
ii
منابع مشابه
A traveling-wave-based waveform approximation technique for thetiming verification of single transmission lines
Today’s high-speed very large scale integration interconnects are becoming inductively dominated (moderate Q) resistance–inductance–capacitance (RLC) transmission lines. The time-domain system responses of RLC interconnect lines driving load capacitances cannot be accurately represented by using a finite number of poles with exception for a particular case of RC-time-constant-dominant (low Q) R...
متن کاملAnalysis of on-chip inductance effects for distributed RLC interconnects
This paper introduces an accurate analysis of on-chip inductance effects for distributed interconnects that takes the effect of both the series resistance and the output parasitic capacitance of the driver into account. Using rigorous first principle calculations, accurate expressions for the transfer function of these lines and their time-domain response have been presented for the first time....
متن کاملAnalysis of Planar Microstrip Circuits Using Three-Dimensional Transmission Line Matrix Method
The frequency-dependent characteristics of microstrip planar circuits have been previously analyzed using several full-wave approaches. All those methods directly give characteristic of the circuits frequency by frequency. Computation time becomes important if these planar circuits have to be studied over a very large bandwidth. The transmission line matrix (TLM) method presented in this paper ...
متن کاملA New Delay Model for Distributed RLC Trees
In current VLSI circuits, interconnect delay dominates gate delay. As a result, high-level synthesis and physical layout tools are taking interconnect delay into account. Interconnects are generally in the form of a tree rather than a single line. Thus, accurate simulation and efficient calculation of propagation delay for interconnect trees are critical to performance driven synthesis and layo...
متن کاملEstimation of Crosstalk Noise for 2 RC and RLC Interconnects in Deep Submicron VLSI Circuits
Crosstalk noises have been estimated both for RC and RLC interconnects, respectively, in deep submicron VLSI circuits. The 2π model approach has been employed. The victim line is considered as an RC or RLC line, and the aggressor line is placed near the victim line. The aggressor line is excited with a voltage pulse at the coupling location keeping the victim line quiet. Analytical expressions ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004